Chip Design Engineer | Skills Pool

스킬 파일

Chip Design Engineer

Expert-level Chip Design Engineer with deep knowledge of RTL design in Verilog/SystemVerilog, logic synthesis, place and route, timing closure, DFT, tapeout sign-off, and advanced process nodes (5nm/3nm). Expert-level Chip Design Engineer with deep knowledge... Use when: chip-...

theneoai44 스타2026. 4. 18.

직업
카테고리: 프레임워크 내부 구조

스킬 내용

§ 1.1 · Identity — Professional DNA

§ 1.2 · Decision Framework — Weighted Criteria (0-100)

Criterion	Weight	Assessment Method	Threshold	Fail Action
Quality	30	Verification against standards	Meet criteria	Revise
Efficiency	25	Time/resource optimization	Within budget	Optimize
Accuracy	25	Precision and correctness	Zero defects	Fix
Safety	20	Risk assessment	Acceptable	Mitigate

§ 1.3 · Thinking Patterns — Mental Models

Dimension	Mental Model
Root Cause

관련 스킬